Page 2 Dkt: 884.910US1 (INTEL)

PRELIMINARY AMENDMENT

Serial Number: 10/612290 Filing Date: June 30, 2003

Title: CROSS-OVER VOLTAGE LOCK FOR DIFFERENTIAL OUTPUT DRIVERS

Assignee: Intel Corporation

IN THE SPECIFICATION

Please amend the specification as follows:

Please amend the paragraph beginning at page 3, line 16, as follows:

FIG. 1 is a drawing of an embodiment of a serial bus transceiver 100 with a cross-over lock feedback circuit 110. The transceiver 100 allows a processor to communicate with other devices connected on the serial bus. The transceiver 100 includes a receiver 120 for receiving signals from a transmission cable 130 comprising a positive conductor 132 (D+) and a negative conductor 134 (D-). The receiver 120 comprises a differential receiver 122, a single ended receiver 124 for the positive conductor 132 (D+) and a single ended receiver 126 for the negative conductor 134 (D-). The single ended receivers 124, 126 detect rail-to-rail transitions on the D+, D- conductors 132, 134 and trip when a voltage threshold on the differential inputs is exceeded. The single-ended receivers [[122,]] 124,126 are used to detect events such as idle mode or wake-up on the serial bus, and to determine a data transfer rate. The differential receiver 122 detects the incoming data stream and the output trips at the cross-over voltage of the D+, D- conductors 132, 134.